# Optimal Automatic Hardware Synthesis For Signal Processing Algorithms

Nectarios Koziris, George Economakos, Theodore Andronikos, George Papakonstantinou and Panayotis Tsanakas

> National Technical University of Athens Dept. of Electrical and Computer Engineering Computer Science Division Zografou Campus, Zografou 15773, Greece e-mail:{nkoziris, papakon}@dsclab.ece.ntua.gr

Abstract: This paper presents a complete methodology for the automatic synthesis of VLSI architectures used in digital signal processing. Most signal processing algorithms have the form of an n-dimensional nested loop with unit uniform loop carried dependencies. We model such algorithms with generalized UET grids. We calculate the optimal makespan for the generalized UET grids and then we establish the minimum number of systolic cells required achieving the optimal makespan. We present a complete methodology for the hardware synthesis of the resulting architecture, based on VHDL. This methodology automatically detects all necessary computation and communication elements and produces optimal layouts. The complexity of our proposed scheduling policy is completely independent of the size of the nested loop and depends only on its dimension, thus being the most efficient (in terms of complexity) known to us. All these methods were implemented and incorporated in an integrated software package which provides the designer with a powerful parallel design environment, from high level signal processing algorithms from signal processing.

## 1. INTRODUCTION

One of the most tedious tasks for a lot of sequential algorithms is the execution of nested FOR-loops with data dependencies among their computations. If a computation in one iteration, depends on a computation in another iteration, this dependence is presented as the vector difference of these two iteration indices. The majority of such algorithms present a regular vector pattern (uniform data dependencies). This means that the values of all dependence vectors are constants, i.e., they are independent of the indices of computations. A subclass of the class of uniform nested loops is the class of the unit dependence nested loops, where every dependence vector has zeroed or unit coordinates. Very important algorithms used in signal processing, such as matrix multiplication. LU decomposition, discrete Fourier transform, convolution and transitive closure fall into this category. In addition to this, even signal processing algorithms with non-uniform dependencies can be transformed into uniform ones [11]. Since dependence vectors describe computations' flow, they are used to find the optimal parallel execution time. The widely used method is based on Lamport [7] who introduced the term "hyperplane". The idea is to find a time schedule that partitions computations into different sets, which are called hyperplanes. All index points belonging to the same set can be executed concurrently.

The major problem after having found a time schedule, is to organize computations in space, i.e., assign indexed computations to processors. Systolic arrays are widely used in signal processing because, due to their uniformity, they are suitable for massive parallelism and low cost implementation (see Kung [6]). One of the most difficult issues when using a systolic array is the efficient use of its cells. The regularity of the systolic array structure imposes serious obstacles in organizing computations efficiently and thus increasing the utilization of cells. Most of presented methods for mapping loop algorithms onto systolic arrays have poor cell utilization, and use exhaustive search-based mapping techniques [5], [6], [8], [9].

In this paper we apply the methodology presented in [2], on signal processing algorithms. In [4] we have implemented an integrated design tool for the optimal mapping of nested loops with unit dependencies on unbounded number of systolic cells. We did not only find an optimal time schedule for loop iterations, but we also assigned the concurrent iterations onto the least possible number of cells. In this paper we show that most of the signal processing algorithms can be automatically synthesized in hardware using the previously established analysis. Our integrated tool, accepts as input the nested loop specifications and produces optimal systolic designs for the subclass of loops with unit uniform dependencies. This tool integrates the methods for optimal time and space scheduling onto unbounded number of processors presented in [2], and produces VHDL descriptions for the resulting architecture. In particular, a VHDL preprocessor called GENVHDL has been implemented, which translates optimal scheduling and mapping results into VHDL code, which can be afterwards fed into VHDL entry CAD tools for synthesis and simulation (e.g. XILINX, WorkView Plus from VIEWlogic etc).

The rest of the paper is organized as follows: Section 2 contains useful notation and definitions; Section 3 presents the optimal makespan and the minimum number of cells adequate for scheduling the iterations of a nested loop. Finally, in Section 4 the GENVHL preprocessor is analyzed and the application of the proposed automatic method to a typical example of an algorithm used in signal processing, the matrix multiplication, is presented. This algorithm is automatically mapped onto VLSI architecture and optimally implemented using XILINX FPGA devices.

### 2. **BASIC CONCEPTS AND DEFINITIONS**

Our work is focused on signal processing algorithms that exhibit regular computation patterns. The exact algorithm model we use is depicted in Fig. 1. This model is representative for most of the digital signal processing algorithms.

FOR 
$$i_1=l_1$$
 TO  $u_1$  DO  
...  
FOR  $i_n=l_n$  TO  $u_n$  DO  
 $AS_1(I)$   
...  
 $AS_p(I)$   
END  $i_n$   
...  
END  $i_1$   
Fig. 1: The Algorithmic model.

In Fig. 1:

(1)  $l_i, u_i \in \mathbb{Z}, 1 \leq i \leq n$ .

(2)  $I=(i_1, ..., i_n).$ 

(3) AS<sub>1</sub>, ..., AS<sub>p</sub> are assignment statements of the form  $V_0(I)=E(V_1(J_1), ..., V_k(J_k))$ , where  $V_0$  is an output variable, E is an expression of the input variables  $V_1$ , ...,  $V_k$ , and  $d_i=I$ - $J_i$ ,  $1 \le i \le k$ , are constant dependence vectors, with zero or unit coordinates only, forming the set DS.

(4)  $(u_1, ..., u_n)$  is called the *terminal point* of the algorithm and is denoted  $P_n$ .

The *index space*  $J^n \subset Z^n$  is the set of indices  $\{(i_1, ..., i_n) \mid i_i \in Z \land l_i \le i_i \le u_i, 1 \le i \le n\}$ . Each point in this n-dimensional integer space is a distinct instantiation of the loop body. In the rest of the paper, we shall abstract an algorithm A by the ordered pair (DS,  $J^n$ ).

Notice that the points of  $J^n$  are ordered *lexicographicaly*; the usual symbol < is used to denote this (linear) ordering. The following two things should be emphasized: (1) By definition, dependence vectors are always > than 0, where 0=(0, ..., 0) and > is the *lexicographic* ordering and (2) Dependence vectors are *uniform*, i.e., their elements are constants and not functions defined over index sets.

Definition 2.1. For every point j of  $J^n$ , we define IN(j) = {i  $\in J^n | j = i + d$ , where  $d \in DS$ }

The unit dependence vectors induce a partial ordering over the points of the index space in a natural way. If **i** and **j** are two index points, we write  $\mathbf{i} < \mathbf{j}$  iff  $\exists \mathbf{d}_1 \dots \exists \mathbf{d}_k \in \mathbf{DS}$  such that  $\mathbf{j} = \mathbf{i} + \mathbf{d}_1 + \dots + \mathbf{d}_k$ . The intuition behind the partial ordering notion is that the dependence vectors represent *precedence constraints*, which have to be satisfied in order to correctly complete the iterations represented by the index points. The formal definition of the schedule must reflect our intuition that a point **j** 

correctly begins its execution at instant k iff all the points  $i \in IN(j)$  have completed their execution and communicated their results (if needed) to j by that instant.

## **3. OPTIMAL SCHEDULING OF UET GRIDS**

Section 2 models the nested loop index space with UET grids. We now calculate the optimal makespan for UET grid-index spaces. Having established the optimal makespan, we will proceed to calculate the optimal number of cells, i.e., the minimum number of cells required to achieve the optimal makespan. We present an optimal time and space scheduling policy for index spaces with specific space bounds. Our schedule partitions the iterations of the index space into disjoint sets. Each set contains vertices, which are executed on different cells at the same time. Our scheduling policy guarantees that neighboring iterations of the ndimensional index space will be assigned to neighboring cells of the n-1 dimensional target systolic array. The time complexity of the scheduling and mapping method is independent of the index space size and depends only on the dimension n of the index space.

• A schedule for algorithm A, denoted S(A), is an ordered couple ( $S_{TIME}$ ,  $S_{CELL}$ ), where  $S_{TIME}$  and  $S_{CELL}$  are the time and processor schedules, respectively, defined as follows:

(1)  $S_{CELL}$ :  $J^n \rightarrow \{0, ..., m\}$ ,  $m \in N$ , such that j is assigned to processor  $S_{CELL}(j)$ , and

(2)  $S_{\text{TIME}}$ :  $J^n \rightarrow N$  such that for every vertex  $j \in J^n$  we have

$$\forall \mathbf{i} \in \mathrm{IN}(\mathbf{j}) S_{\mathrm{TIME}}(\mathbf{j}) - S_{\mathrm{TIME}}(\mathbf{i}) \geq \begin{cases} p, & \text{if } S_{\mathrm{CELL}}(\mathbf{i}) = S_{\mathrm{CELL}}(\mathbf{j}) \\ p + c, & \text{if } S_{\mathrm{CELL}}(\mathbf{i}) \neq S_{\mathrm{CELL}}(\mathbf{j}) \end{cases}$$

where p is the processing time and c the communication delay.

• The *makespan* of a time schedule  $S_{TIME}$ , denoted  $M(S_{TIME})$ , is max $\{S_{TIME}(\mathbf{j})+p \mid \mathbf{j} \in \mathbf{J}^n\}$ , where *p* is the processing time.

• Given the schedule  $S(A)=(S_{TIME}, S_{CELL})$ , we define  $N_{CELL}$  as  $max\{|\{j \in J^n : S_{TIME}(j)=k\}| : 0 \le k \le M(S_{TIME})\}$ .

The makespan gives the completion time of the last task and, therefore, determines the time required for the completion of the whole algorithm.  $N_{CELL}$  gives the maximum number of cells required by the specific schedule. In our case, and for mapping onto systolic cells which operate synchronously without extra communication delays, we assume c=0 and p=1.

In order to achieve our final objective, which is to design optimal layouts, we must first achieve the following objectives:

(1) To find an *optimal time schedule*  $S_{\text{TIME}_{\text{OPT}}}$ , i.e., a schedule whose makespan is *minimum*.

(2) To establish the *optimal number of cells*  $N_{CELL_{OPT}}$ , i.e., the minimum number of systolic cells that are required to execute an optimal time schedule.

(3) To find an *optimal space schedule*  $S_{CELL_{OPT}}$  that realizes  $S_{TIME_{OPT}}$  using  $N_{CELL_{OPT}}$  systolic cells from a multidimensional systolic structure.

A schedule ( $S_{TIME}_{OPT}$ ,  $S_{CELL}_{OPT}$ ) is called *optimal* and is denoted  $S_{OPT}(A)$ .

Theorem 3.1. For every algorithm and every time schedule  $S_{TIME}$  we have:  $M(S_{TIME}) = S_{TIME}(P_n)+1$ . *Proof*: Given in [2].

Definition 3.1. Let  $\Pi(k)$ ,  $0 \le k \le u_1 + ... + u_n$ , be the number of points of the loop that can be executed at instant k,and  $\Pi_{MAX} = \max{\{\Pi(k) \mid 0 \le k \le u_1 + ... + u_n\}}$ .

## 4. **OPTIMAL SCHEDULING POLICY**

It is apparent that in order to achieve the optimal makespan, all vertices of the grid must be executed at the earliest possible time. This fact implies that the schedule is optimal time actually unique:  $S_{\text{TIME}_{\text{OPT}}}(\mathbf{j})=k=k_1+\ldots+k_n$ , where  $\mathbf{j}=(k_1,\ldots,k_n)$ . This point can be executed by any of the required  $\Pi(k)$ processors for the k time instant. Thus, for every point of the grid we know in time independent of the size of the grid when and by which group of processors will be executed. In principle, we can find a schedule that will implement the optimal time schedule utilizing exactly N<sub>CELLOPT</sub> cells (see [3] for such a schedule). However, although in that way the resulting schedule will be optimal in all accounts, it will not be suitable for mapping into systolic architecture, mainly due to complicated interconnection network among the processors. Therefore, what we propose here is a mapping that reflects the regular computation pattern of the algorithm and uses the least possible number of links: Every index point  $\mathbf{j}=(\mathbf{k}_1, \dots, \mathbf{k}_n)$  is assigned to cell  $\mathbf{c} = (\mathbf{k}_2, \dots, \mathbf{k}_n)$ . If  $\mathbf{P}_n = (\mathbf{u}_1, \dots, \mathbf{u}_n)$  is the terminal point of the loop, the above mapping requires exactly  $(u_2+1)\times(u_3+1)\times \dots \times(u_n+1)$ . Optimality in terms of parallel time is always guaranteed and if  $u_1 \ge u_2 + u_3 + \dots$  $+u_n$  (recall that according to our assumption  $u_1$  is a maximal coordinate of  $P_n$ ), then optimality in terms of number of cells is also achieved. The worst case scenario regarding the number of redundant processors is when  $u_1=u_2=u_3=\ldots=u_n$ . The greatest advantage of this methodology is the simplicity of its implementation and its efficiency in terms of time complexity.

In this section we first present the results from [3] concerning optimal makespan and the optimal time schedule which achieves the optimal makespan. Finally, for the optimal time schedule we give the optimal (i.e., the minimum) number of cells required implementing it. In [2] the following theorems have been shown:

Now, we can establish the optimal execution time for any uniform loop  $A_{\underline{}}$ 

The following theorem gives the value of  $\Pi(k)$  see definition 3.1.

Theorem 4.3. For every uniform loop with terminal point  $P_n=(u_1, ..., u_n)$ ,

$$\Pi(k) = \binom{k+n-1}{n-1} + \sum_{r=1}^{n} (-1)^{r} \sum \binom{k+n-(u_{1}+1)-\dots-(u_{r}+1)-1}{n-1}$$

 $, 0 \leq k \leq u_1 + \ldots + u_n.$ 

A trivial consequence of Theorem 4.3 is the following corollary:

Corollary 4.1. For every uniform loop with terminal point 
$$P_n=(u_1, \dots, u_n),$$
  
 $N_{CELL_{OPT}}=\Pi_{MAX}.\Pi_{MAX}=\Pi(\left\lfloor \frac{u_1+\dots+u_n}{2} \right\rfloor).$ 

Every vertex  $\mathbf{j} = (k_1, ..., k_n)$  has a maximal coordinate, i.e., a coordinate  $k_i$  for which  $k_i \ge k_r$ ,  $1 \le r \le n$ . Theorem 4.4. Let  $u_i$  be a maximal coordinate of the terminal point  $P_n = (u_1, ..., u_n)$ . If  $u_i \ge u_1 + ... + u_i$ .  $_1 + u_{i+1} + ... + u_n$ , then  $\prod_{MAX} = \prod(\left\lfloor \frac{u_1 + ... + u_n}{2} \right\rfloor) = (u_1 + 1) \times ... \times (u_{i+1} + 1) \times (u_{i-1} + 1) \times ... \times (u_n + 1)$ .

*Example 4.1.* Consider the following algorithm that performs the matrix multiplication: C=AxB, where A 5x3 matrix and B 3x3. Notice that for exploiting the full parallelism of the classical multiplication algorithm, we use 3D matrices A, B, C. Initial 2D A,B matrices are copied in the third dimension by statements  $S_1$ ,  $S_2$  so as to enable concurrent accesses to them (see[3]).

```
program multiplication;
int a[5][3][3],b[5][3][3],c[5][3][3];
int i1, i2, i3;
{
  for (i1=0; 4;)
  for (i2=0; 2;)
    for (i3=0; 2;) {
      S1: a[i1][i2][i3]=a[i1][i2-1][i3];
      S2: b[i1][i2][i3]=b[i1-1][i2][i3];
      c[i1][i2][i3]=c[i1][i2][i3-1]+
  a[i1][i2][i3]*b[i1-1][i2][i3];
}
```

#### Fig. 2: The Algorithm A.

The dependence set DS is  $\{(0, 1, 0), (1, 0, 0), (0, 0, 1)\}$  and the index space  $J^3$  is  $\{(i_1, i_2, i_3) \mid 0 \le i_1 \le 4, 0 \le i_2 \le 2, 0 \le i_3 \le 2\}$  with P<sub>3</sub>=(4, 2, 2) (see Fig. 3). Theorem 4.3 gives:

$$\Pi(\mathbf{k}) = \begin{pmatrix} \mathbf{k}+2\\ 2 \end{pmatrix} \begin{pmatrix} \mathbf{k}-3\\ 2 \end{pmatrix} \begin{pmatrix} \mathbf{k}-1\\ 2 \end{pmatrix} \begin{pmatrix} \mathbf{k}-1\\ 2 \end{pmatrix} \begin{pmatrix} \mathbf{k}-6\\ 2 \end{pmatrix} \begin{pmatrix} \mathbf{k}-6\\ 2 \end{pmatrix} \begin{pmatrix} \mathbf{k}-6\\ 2 \end{pmatrix} \begin{pmatrix} \mathbf{k}-6\\ 2 \end{pmatrix} \begin{pmatrix} \mathbf{k}-4\\ 2 \end{pmatrix} \begin{pmatrix} \mathbf{k}-9\\ 2 \end{pmatrix},$$

 $0 \le k \le 8$ . As we see in Table 2,  $11_{MAX}=9$  for k=4, which means that  $N_{CELL_{OPT}}=9$ .



Fig. 3: The index space  $J^3$ .



Table 1: The cardinality of $\Pi(k)$ .											
Κ	0	1	2	3	4	5	6	7	8		
num of procs:	1	3	6	8	9	8	6	3	1		

Table 2: The optimal schedule for A.

Cell	0	1	2	3	4	5	6	7	8
c(0,0)	(0,0,0)	(1,0,0)	(2,0,0)	(3,0,0)	(4, 0, 0)				
c(0,1)		(0,0,1)	(1,0,1)	(2,0,1)	(3,0,1)	(4,0,1)			
c(0,2)			(0,0,2)	(1,0,2)	(2,0,2)	(3,0,2)	(4,0,2)		
c(1,0)		(0, 1, 0)	(1, 1, 0)	(2, 1, 0)	(3, 1, 0)	(4,1,0)			
c(1,1)			(0, 1, 1)	(1,1,1)	(2, 1, 1)	(3, 1, 1)	(4, 1, 1)		
c(1,2)				(0,1,2)	(1,1,2)	(2, 1, 2)	(3,1,2)	(4,1,2)	
c(2,0)			(0,2,0)	(1,2,0)	(2,2,0)	(3,2,0)	(4,2,0)		
c(2,1)				(0,2,1)	(1,2,1)	(2,2,1)	(3,2,1)	(4,2,1)	
c(2,2)					(0,2,2)	(1,2,2)	(2,2,2)	(3,2,2)	(4,2,2)

The schedule for the Algorithm A, which is depicted in Table 2, is optimal in time and number of processors. The systolic array that implements this schedule is depicted in Fig. 4.

#### 5. **GENVHDL (VHDL PREPROCESSOR)**

GENVHDL is a utility program developed to translate architectural descriptions into VHDL. It accepts as inputs the original FOR loop statements. From these it constructs two VHDL files, one describing the structure of the basic systolic cell and one describing the map of the whole architecture. Computational elements are constructed by mapping primitive arithmetic operations (additions, multiplications etc.) into appropriate primitive hardware elements. The transformed dependencies are satisfied by implementing the appropriate links among the cell of the systolic architecture and by inserting delay elements, when needed. All elements are connected together in the map file.

*Example 5.1.* (Example 4.1 continued).

GENVHDL was used to produce the VHDL systolic hardware description corresponding to the algorithm A, presented in Example 3.1. The outcome was used as the input specification in VIEWlogic ViewSynthesis VHDL synthesis tool. The resulting schematic was given to XILINX XACTStep to produce an FPGA implementation. A floorplan of such an implementation can be seen in Fig. 5 (device used XC4003).



Fig. 5: FPGA Implementation.

A comparison of this methodology with manual implementations taken using dataflow style VHDL descriptions, can be found in [4], showing very promising results. There has been a considerable reduction in the total number of used components inside an FPGA chip when our proposed methodology is applied.

#### REFERENCES

- Andronikos, T., Koziris, N., Tsiatsoulis, Z., Papakonstantinou, G., and Tsanakas, P. Lower Time and Processor Bounds for Efficient Mapping of Uniform Dependence Algorithms into Systolic Arrays. *Journal of Parallel Algorithms and Applications*. 10, 3-4, 1997.
- Andronikos, T., Koziris, N., Papakonstantinou, G. and Tsanakas, P., "Optimal Scheduling for UET-UCT Generalized n-Dimensional Grid Task Graphs," Proceedings of the 11<sup>th</sup> IEEE/ACM International Parallel Processing Symposium (IPPS97), Geneva, Switzerland.
- A. Darte and Y. Robert, "Constructive Methods for Scheduling Uniform Loop Nests", *IEEE Trans. Parallel Distrib. Syst.*, vol. 5, no. 8, pp. 814-822, Aug. 1994.
- Koziris N., Andronikos, T., Economakos, G., Papakonstantinou, G., and Tsanakas, P., "Automatic Hardware Synthesis of Nested Loops using UET Grids and VHDL," *Proceedings of Europe HPCN97*, Vienna, Austria 1997.
- Koziris, N., Papakonstantinou, G., and Tsanakas, P. Optimal Time and Efficient Space Free Scheduling For Nested Loops. *The Computer Journal, vol.* 39, no. 5, pp. 439-448, 1996.
- Kung, S. Y. "On Supercomputing with Systolic/ Wavefront Array Processors", *Proceedings IEEE*, vol. 72, no. 7, pp. 867-884, Jul. 1984.
- 7. Lamport, L. The Parallel Execution of DO loops. *Commun. ACM*, vol.17, no.2, pp. 83-93, Feb. 1974.
- 8. Lee, P.-Z. and Kedem, Z.M. Mapping Nested Loop Algorithms into Multidimensional Systolic Arrays. *IEEE Trans. Parallel Distrib. Syst.*, vol. 1, no. 1, pp. 64-76, Jan. 1990.
- Moldovan, D.I. and Fortes, J.A.B. Partitioning and Mapping Algorithms into Fixed Size Systolic Arrays. *IEEE Trans. Comput.*, vol C-35, no 1, pp. 1-11, Jan. 1986
- Shang, W. and Fortes, J., Time Optimal Linear Schedules for Algorithms with Uniform Dependencies, *IEEE Trans. Comput.*, vol. 40, no. 6, pp. 723-742, June 1991.
- 11. Tzen ,T.H. and Ni, L.M., "Dependence Uniformization: A Loop Parallelization Technique", *IEEE Trans. Parallel Distrib. Syst.*, vol. 4, no. 5, pp. 547-558, May 1993.